Contents lists available at ScienceDirect



Solid State Electronics

journal homepage: www.elsevier.com/locate/sse



A highly reliable physics-based SPICE compact model of IGZO memristor considering the dependence on electrode metals and deposition sequence



Jun Tae Jang^a, Jungi Min^a, Donguk Kim^a, Jingyu Park^a, Sung-Jin Choi^a, Dong Myong Kim^a, Seongjae Cho^{b,*}, Dae Hwan Kim^{a,*}

^a School of Electrical Engineering, Circadian ICT Research Center (ERC), Kookmin University, Seoul 02707, South Korea
^b Department of IT Convergence Engineering, Gachon University, Gyeonggi-do 13120, South Korea

ARTICLE INFO

Keywords: Physics-based SPICE compact model via Verilog-A Indium-gallium-zinc oxide (IGZO) memristor Non-quasi-statically updated Schottky barrier height considering electrode metal Ar bombardment Thermionic emission Model parameter

ABSTRACT

In this work, a SPICE compact model of indium-gallium-zinc oxide (IGZO) memristor in consideration of IGZO and electrode materials having non-quasi-statically updated Schottky barrier heights has been developed. In order for compact modeling of an analog memristor with higher accuracy, understanding of its switching characteristics and conduction behaviors needs to be preceded. It has been empirically revealed that they are dependent on metal species of the electrodes and processing approach. The switching characteristics are more weightedly determined by the interface between the switching layer and the metal with lower workfunction out of two electrode metals and interface status has been controlled by an Ar bombardment in this work. In order for identifying the conduction mechanism, a series of device simulations have been performed and the internal electric field distribution over the device structure has been closely investigated. It has been shown that the conduction behaviors are mainly determined by the thermionic emission taking place between Pd electrode and IGZO switching layer. For preparing the model parameters, along with the experimental results, transient measurement techniques have been cultivated at the same time, which has made possible to tell the difference between sets of model parameters obtained by theory and the techniques. In consequence, a highly reliable physics-based modeling for IGZO memristor has been developed through identification of switching and conduction mechanisms and extraction of the model parameters with the simultaneous help of Verilog-A equation build-up, which has demonstrated a plausible agreement with the measurement results.

1. Introduction

The conventional computer system is composed of physically and functionally discriminated units for processing and memory, based on von-Neumann architecture. Although the von-Neumann architecture has the large universality since the various tasks can be conducted only by switching the software remaining the hardware frame, a bottleneck in the data busing between units is becoming more and more crowded as the size of data processing gets bigger. The speed of data intratransmission determines the substantial speed of the whole system, which is now eagerly calling for an innovative computer architecture than ever to meet the requirements on high-speed management of explosively massive amount of data [1]. In recent days, neuromorphic architecture as a hardware-driven artificial intelligent system has been drawing the great deal of interest as a strong candidate for the replacement of von-Neumann architecture owing to its parallel data processing and low-power operation capabilities [2]. With the great

analogy to the biological nervous system, the neuromorphic system is realized by synaptic devices and neuron circuit in the electronics. Memristor can be utilized as the synaptic device by the large geometric resemblance with the biological synapse in the two-terminal structure [3–8]. The change in signal conductance in a biological synapse can be analogously realized as the change in the electrical conductance, or the synaptic weight, in a synaptic electron device. In order to obtain the analog switching characteristics which provides the multi-level definable weights in the memristor device, active efforts have been made with a particular interest in the switching material. Indium-galliumzinc oxide (IGZO) has a wide applicability to flexible electronics, wearable healthcare system, biosensor, and display owing to its high carrier mobility, high uniformity in thin-film preparation, transparency, and low-thermal-budget process integration [9-12]. These virtuous features have allowed it to be suitable to both logic and memory devices with high cost-effectiveness. IGZO can be also adopted for the memristor towards the neuromorphic system but a reliable compact model

E-mail addresses: felixcho@gachon.ac.kr (S. Cho), drlife@kookmin.ac.kr (D.H. Kim).

https://doi.org/10.1016/j.sse.2020.107764

^{*} Corresponding authors.

for an IGZO memristor has been seldom reported [13–16]. A well-developed compact model of the IGZO memristor is indispensable in the high-density array and system-level verification. Although various analytical compact models have been reported for describing the resistive switching behaviors [17–20], there is still much room for further model refinement in consideration of the stochastic aspects of either filamentary or non-filamentary switching behaviors. While there have been reports on the dependence of memristor device performances on process conditions [21–23], the dependence on process flow even with the same material configurations has not been reported.

In this work, a highly reliable SPICE compact model for the IGZO memristor has been developed considering the process sequences in preparing the IGZO switching layer material and the electrode metals. At the same time, a novel empirical parameter extraction method has been developed in identifying the conduction and switching mechanisms, in which it has been revealed that the extracted parameters have the strong dependence on process conditions. In the end, a highly accurate and practical SPICE compact model for the IGZO memristor has been acquired by transplanting the related mathematical equations and the set of proper parameters through Verilog-A, in particular, reflecting the non-quasi-statically updated Schottky barrier heights.

2. Device fabrication and measurement scheme

Fig. 1(a) through (d) shows the schematics of the device fabrication flow. p⁺-Si substrates with doping concentration of 2×10^{19} cm⁻³ and resistivity of 0.005 Ω -cm were prepared and initially cleaned for the following processes. Then, Mo was deposited on the Si substrate by an e-beam evaporator for constructing the bottom electrode (BE), with a thickness of 100 nm. IGZO with a thickness of 80 nm was deposited by a sputter. The gas mixture was Ar/O₂ = 3 sccm/2 sccm and the RF power during the main deposition step was 150 W. Subsequently, e-beam evaporation was performed again for deposition of Pd with a thickness of 100 nm for construction of the top electrode (TE) via a shadow mask.

Fig. 1(e) shows the schematics of the fabricated devices with deposition processes in the reversed sequences. In other words, another comparison group was prepared with Pd and Mo as the BE and TE metals, respectively, as shown in the right-side figure in Fig. 1(e). All the layer thicknesses are the same and the device width and length are W/L = 100 μ m /300 μ m for both types of the memristor devices. Sample A and sample B refer to devices with Pd(TE)/IGZO/Mo(BE) stack and Mo(TE)/IGZO/Pd(BE), respectively, afterward.



Fig. 2. DC measurement results. (a) Device schematic and (b) measured *I-V* curves of the Pd/IGZO/Mo device. (c) Device schematic and (d) measured *I-V* curves of the Mo/IGZO/Pd device. Insets of (b) and (d) show the measurement results in the linear scale and identify the colors for different DC sweeps.

The electrical measurements have been carried out by a Keithley 4200 SCS at room temperature in the dark ambient without light. In order to analyze the current–voltage (*I-V*) characteristics of the analog memory devices, the control voltage is applied on the TE while the BE is grounded. The voltage range was between -9 V and 9 V and the compliance current was set to 100 nA (space between number and unit) to avoid breakdown.



Fig. 1. Schematic of the process flow. (a) Si substrate preparation and cleaning. (b) E-beam evaporation for BE. (c) Sputter for IGZO layer. (d) E-beam evaporation for TE through a shadow mask. (e) Fabricated devices with exchanged BE and TE metals.

3. Current characteristics and behavioral physics

For the final goal of developing a high-precision SPICE compact model, understanding of the conduction and switching mechanisms of the IGZO memristor is prerequisite. For identifying the conduction physics, I-V characteristics of the fabricated cells have been obtained. Fig. 2(a) through (d) shows the device schematics and the measured I-V characteristics over the repeated DC sweeps, for samples A and B. The insets in Fig. 2(b) and (d) provide the additional I-V curves depicted in the linear scale for the measurement results over the 5 times of DC sweeps. Both samples A and B demonstrate the set and reset operations in the positive and negative TE voltages, respectively. It is highly probable that an interfacial oxide layer is formed between metal and oxide and it is known that a metal species with a small workfunction tends to have a lower formation energy for oxidation [24]. This oxidation process can be either accelerated or decelerated by the electric field during the memristor operations. An oxygen vacancy-rich interfacial layer is more readily formed at the Mo/IGZO interface rather than at the Pd/IGZO one, by which the switching layer equips a large number of electron capture/emission traps or ionized oxygen vacancies. As the result, the Schottky barrier height (SBH) at the Mo/IGZO can be modulated by the electron trapping/detrapping or by the change in the number of ionized oxygen vacancies. This process leads to the analog synaptic behavior while set or reset operation is performed. In case that a positive bias is applied on the TE, electron detrapping might take place at the BE interface and negatively charged oxygen ions can migrate from the BE interface to TE. The TE and BE are bridged by the positive charged oxygen vacancies, which establishes the low-resistance state (LRS). In case of a negative bias on the TE, the processes are exactly the opposite and the high-resistance state (HRS) is defined. However, switching mechanisms do not occur for a single reason in the material combination. The larger underlying reason for the different interface status at the BE and TE interfaces comes with the processing technique. The IGZO/Pd interface is formed by the sputtering of IGZO on the Pd while the IGZO/Mo one is constructed by the e-beam evaporation of Mo on the IGZO. While depositing IGZO on the BE by sputtering, the Ar ions re-sputtered from the source have an effect of alternating the surface characteristics of the target [25]. For this reason, simply changing the polarity in DC sweep does not provide the same I-V curves in the device with exchanged BE and TE metals in Fig. 1(b) and (d).

The aforementioned mechanisms are schematically shown in Fig. 3(a) and (b). Which would be the more dominant mechanism out of those two can be determined by a DC sweep measurement with a higher compliance current as shown in Fig. 3(c) and (d). At a higher compliance current, both electron trapping/detrapping and oxygen ion migration at the IGZO/BE interface can be accelerated. As can be shown in Fig. 3(c) and (d), in the positive TE voltage region, only the set operation is observed. On other hand, both set and reset operations are present in the negative TE voltage only in the sample A. This complimentary switching has an advantage of capability to effectively suppress the sneak current in the cross-point array based on device with two or more switching layers [26]. If oxygen ion migration was the only mechanism in the switching operations in the fabricated devices, the complimentary switching would have not been observed. It is revealed that the particular switching behavior takes place at both IGZO/BE and TE/IGZO interface layers due to the electron trapping and detrapping. In other words, SBH is constructed at the Pd/IGZO interface and the ion bombardment effect is present at the IGZO/Mo interface, in the sample A. Thus, the switching characteristics are likely to be strong at both metal/IGZO interfaces of the device. On the other hand, sample B shows a high SBH at the IGZO/Pd interface and the ion bombardment effect occurs in this region so that the SBH modulation can be further enhanced during the set process. As the result, it is confirmed that only sample A demonstrates the complementary switching characteristics since the high SBH and ion bombardment effects are applied to the



Fig. 3. Conduction and switching mechanisms. Schematics of (a) ionic conduction and (b) barrier height modulation by oxygen vacancies. *I-V* curves with a higher compliance current in the sample (c) A and (d) B.



Fig. 4. Linear fitting results from the fabricated (a) Pd/IGZO/Mo and (b) Mo/ IGZO/Pd memristor devices.

different metal/IGZO interfaces.

In order to identify the conduction mechanisms in the fabricated devices, linear fitting in the semi-logarithmic scale has been performed as shown in Fig. 4(a) and (b). It has been reported that the conduction mechanisms in the memristors are mostly categorized into thermionic emission, Poole-Frenkel (PF) emission, Ohmic conduction, and space charge-limited conduction (SCLC) [27]. It is judged from Fig. 4(a) and (b) that the fabricated memristor devices tend to follow thermionic and PF emission, rather than Ohmic and SCLC having proportionality with V and V^2 , respectively. Thermionic emission occurs with a large energy barrier, and thus, it is more probable to be observed in a dielectric-like trap-deficient region. On the other hand, PF emission is analyzed into the hopping phenomenon of carriers between trap sites, the conduction media. It is revealed from the slopes in Fig. 4(a) and (b) that the

effective depletion width is smaller than the thickness of IGZO deposited on the BE. The mathematical equations adopted for the compact modeling in the following chapter are chosen and refined based on the above measurement results and underlying physics.

4. Compact modeling of the IGZO memristor

From the measurement results and physical reasoning, the conduction mechanism with the predominance is the thermionic emission at the Schottky contact between IGZO and Pd. The memristor I-Vcharacteristics can be described by Eq. (1) with the Schottky barrier height lowering effect:

$$I_{mem} = A \cdot A^* T^2 \exp\left[\frac{q(\sqrt{qE/4\pi\varepsilon} - \Phi_B)}{kT}\right]$$
(1)

Here, I_{mem} is the current of the memristor, A is the cross-sectional area of the memristor and A^* is the Richardson constant, T is the absolute temperature, kT is the thermal energy, q is the electron charge, E is the electric field, and Φ_{B} is the SBH. For a SPICE compact model with higher accuracy, SBH modulation along with the conduction and switching mechanisms in the IGZO memristor are reflected in the model. The stretched exponential function (SEF) have been employed for considering the electron trapping/detrapping at the defect sites through the following Eqs. (2) and (3) [28]. Eqs. (2) and (3) describe increase and decrease of the SBH with time.

$$\Delta \Phi_{Bi} = \Delta \Phi_{B0i} \cdot \left[1 - \exp\left[-\left(\frac{t}{\tau_{si}}\right)^{\beta_{si}} \right] \right]$$

$$\left[\left(t \right)^{\beta_{ri}} \right]$$
(2)

$$\Delta \Phi_{Bi} = \Delta \Phi_{B0i} \cdot \exp\left[-\left(\frac{l}{\tau_{ri}}\right)^n\right]$$
(3)

 $\Delta \Phi_{\rm Bi}$ and $\Delta \Phi_{\rm B0i}$ represent the time and voltage-dependent SBH change and the maximum SBH change, respectively. *t* is the present time spot, $\tau_{\rm si}$ and $\tau_{\rm ri}$ are the characteristic time constants for voltage-dependent SBH change, and $\beta_{\rm si}$ and $\beta_{\rm ri}$ are the stretching exponents for the SBH change with time. *i* = 1 deals with the modulation at the TE/IGZO interface and *i* = 2 is related with the case of IGZO/BE interface. In addition, $\tau_{\rm si}$ ($\tau_{\rm ri}$) and $\beta_{\rm si}$ ($\beta_{\rm ri}$) are the parameters under the SET (RESET) process. Eq. (2) and (3) do not provide the real-time updates in non-quasi-static SBH but can be used to read the SBH value at a specific moment when the time-dependent change in the SBH is known by measurements. Thus, the real-time updates can be obtained by altering the original Eq. (2) and (3) into Eq. (4) and (5).

$$\Delta \Phi_{Bi}(t + \Delta t, V) = \left[\Delta \Phi_{Bi}(t, V) - \Delta \Phi_{B0i}(V)\right] \cdot \left[\frac{\Delta t}{\tau_{si}(V)}\right]^{\beta_{si}}$$
(4)

$$\Delta \Phi_{Bi}(t + \Delta t, V) = -\Delta \Phi_{Bi}(t, V) \cdot \left[\frac{\Delta t}{\tau_{ri}(V)}\right]^{\beta_{ri}}$$
(5)

Here, Δt stands for the time interval between times at which the simulation is carried out. As the result, the real-time SBH changes at *t* can be acquired in consideration of time history up to *t*. In order to transfer the physical behaviors of the IGZO memristor depending on process sequence into the SPICE compact model for its higher credibility, model parameters should be prepared first. For modeling the conduction behavior, material properties, device critical dimensions, temperature parameters, and the mathematically extracted effective depletion width can be utilized. Also, in order to model the switching behavior, the time-dependent SBH modulation characteristics translated from the transient current analysis under a given voltage conduction can be applied. The model parameters can be extracted by Eqs. (2) and (3) and by their differential forms, Eqs. (4) and (5).

Fig. 5(a) through (d) demonstrates the time-dependent SBH change converted from the time-dependent current by Eq. (1). Here, the



Fig. 5. Time-dependent SBH modulation. (a) SBH change for 5 s at TE voltage = 3.5, 3.9, 4.2, and 4.5 V and (b) for 0.4 s at TE voltage = -0.1, -0.2, -0.3, and -0.4 V for the Pd/IGZO/Mo memristor device. (c) SBH change for 5 s at TE voltage = 3.5, 3.9, 4.2, and 4.5 V and (b) for 60 ms at TE voltage = -0.1, -0.2, -0.3, and -0.4 V for the Mo/IGZO/Pd memristor device.

converted equation is as follows:

$$\Phi_B = \sqrt{\frac{qE}{4\pi\varepsilon}} - \frac{kT}{q} \cdot \ln\left(\frac{I_{\text{mem}}}{A \cdot A^* T^2}\right)$$
(6)

Fig. 5(a) and (b) show the SBH modulation over time for 5 s at TE voltage = 3.5, 3.9, 4.2, and 4.5 V and for 0.4 s at TE voltage = -0.1, -0.2, -0.3, and -0.4 V, for the Pd/IGZO/Mo memristor device, respectively. Fig. 5(c) and (d) depict the results for the Mo/IGZO/Pd memristor. All the measurement conditions are the same but the plotted duration time in Fig. 5(d) is truncated at 60 ms. Based on the measurement results in Fig. 5(a) through (d), the voltage-dependent parameters in Eqs. (2) and (3) can be extracted by recursive fitting processes.

It has been empirically shown that the SBH increases with TE voltage in the positive voltage region where the set operation takes place. On the other hand, SBH is nearly invariant with TE voltage in the negative voltage region. Therefore, the parameters in the positive TE voltage region have been extracted to have the voltage dependence along with those in the negative TE voltage region without it.

Empirically obtained ln(SBH), β_i , and ln(τ_i) from the measurement results in Fig. 5(a) through (d) are depicted as a function of DC TE voltage as shown in Fig. 6(a) through (f). It is explicitly revealed that ln (SBH) and ln(τ_i) have the linear relation with TE voltage. However, β is extracted to be constant with regard to TE voltage. The linear relations between ln(SBH) and ln(τ_i) vs. TE voltage *V* are modeled as for the following Eq. (7) and (8).

$$\Delta \Phi_{B0i}(V) = \Delta \Phi_{B00i} \cdot \exp(\alpha_i \cdot V) \tag{7}$$

$$\tau_i(V) = \tau_{0i} \cdot \exp(\gamma_i V) \tag{8}$$

 α_i is the coefficient related with the exponentially incremental speed of SBH and $\Delta \Phi_{B00i}$ is the $\Delta \Phi_{B0i}$ at TE voltage = 0 V. Table 1 summarizes the model parameters extracted by the above equations and methods.

The extracted parameters from the sample A and sample B with different deposition orders of Mo and Pd have been validated. The extracted SBH values were ranged between 0.7 and 1.0 eV. The empirically obtained



Fig. 6. TE voltage dependence of the memristor parameters. (a) SBH, (b) stretching exponent, and (c) characteristic time constant of the Pd/IGZO/Mo memristor device. (d), (e), and (f) depict the same set of parameters of the Mo/ IGZO/Pd memristor device.

Table 1

Summary of extracted parameters.

Parameters	Sample A (Pd/IGZO/Mo)	Sample B (Mo/IGZO/Pd)	Unit
Parameters A T A^* $q\phi_{B01}$ (HRS/LRS) $q\phi_{B02}$ (HRS/LRS) ϵ_{IGZO} X_{T1}/X_{T2} $q\Delta\phi_{B00s2}/\tau_{0s2}$ a_{s2}/γ_{s2}	Sample A (Pd/IGZO/Mo) 30,000 300 40.8 0.94/0.78 0.98/0.86 0.354 25/10 89/15 0.075/-0.508	Sample B (Mo/IGZO/Pd) 0.84/0.78 0.76/0.72 13/10 32.8/7.1 0.243/-0.483	Unit μm^2 K - eV/eV eV/eV pF/cm nm meV/s V^{-1}/V^{-1}
$q\Delta\Phi_{ m B00s1}/ au_{ m 0s1}$	49/15	12.8/7.1	meV/s
$q \Delta \Psi_{B00s1} / \tau_{0s1}$	97713 = 0.508	12.0/7.1 0.243/-0.483	V^{-1}/V^{-1}
β_{s} T_{0r}/β_{r}	0.65 0.15/0.7	0.6 0.008/0.5	- s/-

workfunction of Pd and electron affinity of IGZO are reported to be about 5.3 eV and 4.3 eV, respectively, which leads to a difference of 1.0 eV. Thus, it is confirmed that the extracted SBH governing the thermionic emission falls into a physically reasonable value. The extracted SBH ($q\Phi_{B02}$) of sample A is larger than that of sample B, which attributes to the fact that the Ar ion bombardment more strongly affects the IGZO/BE interface. Since the conduction characteristics are largely determined by the interface between Pd and IGZO, sample B with the Mo/IGZO/Pd stack has a higher trap density at the IGZO/Pd interface, and consequently, the change in SBH $(q\Delta \Phi_{B00s2})$ becomes larger. For these reasons, it is concluded that Ar ion bombardment, in other words, the deposition processing sequence, might have the dominating effect in determining the conduction and switching operations although the formation energy for the interface between an oxidized metal and the switching layer material first governs the device characteristics. X_{T1} and X_{T2} in table 1 means the effective depletion widths in the IGZO layer near the TE and BE interfaces, respectively.

$$X_T = \sqrt{\frac{2\varepsilon_{IGZO}}{qN_D} [\Phi_B(V) - V]}$$
⁽⁹⁾

Table 2Verilog-A model of memristor.

// Verilog-A code of SPICE compact model.		
// Schottky barrier modulation		
// Voltage-dependent tau (Increasing in the SBH)		
$tau_s_TE = tau_s_TE0 \times exp(-\gamma 1 \times Vapp);$		
$tau_s_BE = tau_s_BE0 \times exp(-\gamma 2 \times Vapp);$		
// Increasing in the SBH		
$Delta_SBH_TE = (-(Delta_SBH_TE0 \times exp(\alpha s1 \times Vapp))-SBH_TE) \times pow(\Delta t/$		
tau_s_TE, βs1);		
$Delta_SBH_BE = (-(Delta_SBH_BE0 \times exp(\alpha s2 \times Vapp))-SBH_BE) \times pow(\Delta t/$		
tau_s_BE, βs2);		
// Decreasing in the SBH		
Delta_SBH_TE = $-(SBH_TE) \times pow(\Delta t/tau_r_BE, \beta r_1);$		
$Delta_SBH_BE = -(SBH_BE) \times pow(\Delta t/tau_r_BE, \beta r_2);$		
// Update the SBH		
$SBH_TE = SBH_TE + Delta_SBH_TE;$		
$SBH_BE = SBH_BE + Delta_SBH_BE;$		
// Thermionic emission		
if(Vapp > 0) begin		
Imem = $A \times A^* \times pow(T, $		
2) $\times \exp(-(\text{SBH}_\text{BE-sqrt}(q \times \text{Vapp}/(4\pi\epsilon XT)))/(kT/q));$ end		
else begin		
$Imem = -A \times A^* \times pow(T,$		
2) × exp($-(SBH_TE-sqrt(q × sqrt(Vapp)/(4\pi\epsilon XT)))/(kT/q))$; end		

As implied by Eq. (9), X_T depends on SBH between metal and semiconductor as well as doping concentration in the semiconductor. It is revealed from Eq. (9) that X_T increases as SBH and doping concentration get higher. The IGZO/BE interface is more populated with V_O by the Ar bombardment, which results in the IGZO doping concentration is locally increased. As the result, it is confirmed that sample B has the shorter X_T than sample A. Eq. (1) through (9) has been fully considered to model the non-quasi-static current characteristics through the memristor cell with the updates continuously made with time and voltage along with the SBH modulation effect. All the equations have been coded by Verilog-A with the parameters summarized in Table 2 and fed up with the SPICE compact model.

Fig. 7(a) demonstrates the SPICE simulation results by the developed compact model for *I-V* characteristics of the sample A in comparison with the measurement results. The voltage sweep was made from -9 V to 9 V for the positive sweep, and again, from 9 V down to -9 V in the negative direction at a sweep speed of 2 V/s and -2 V/s respectively. All the parameters are continuously updated with a 20-ms time interval. The change in current for the total travel of 18 s is depicted in Fig. 7(b). Fig. 7(c) and (d) show the same set of results for the sample B. The developed compact model has reconstructed the measurement results successfully with the high precision as shown in Fig. 7(a) through (d).

5. Conclusion

In this work, a more accurate and realistic SPICE compact model for an IGZO-based memristor has been developed. The electrode materials are Pd and Mo, and the effect of switching the deposition sequence was revealed and reflected in the compact modeling. The underlying that asymmetric switching characteristics are observed lies in the fact that the Ar ion bombardment affects the status at the interface between IGZO and bottom-electrode metal. The primary conduction mechanism has been also identified to be thermionic emission in the given structure in pursuing the goal. Both time and voltage-dependent memristor compact model with the updates made in the real-time manner has been provided by this work, which will have the high practicability in the higher level circuit and system design and analysis toward the high density memory and hardware-based neuromorphic applications.



Fig. 7. Modeling results in comparison with the measurement results. (a) *I-V* curves by DC sweep and (b) the corresponding *I-t* curve of the sample A. (b) *I-V* curves by DC sweep and (b) the corresponding *I-t* curve of the sample B.

Declaration of Competing Interest

The authors declare that they have no known competing financial interests or personal relationships that could have appeared to influence the work reported in this paper.

Acknowledgments

This work was supported by the NRF funded by the Korean government under Grant 2016R1A5A1012966, 2016M3A7B4909668, 2016M3A7B4910348, and in part by Electronics and Telecommunications Research Institute (ETRI) grant funded by the Korean government (18ZB1800).

References

- Linn E, Rosezin R, Tappertzhofen S, Bottger U, Waser R. Beyond von Neumann–logic operations in passive crossbar arrays alongside memory operations. Nanotechnology 2012;23(30). 305205.
- [2] Yu S. Neuro-inspired computing with emerging nonvolatile memory. Proc IEEE 2018;106(2):260–85.
- [3] Wang ZQ, Xu HY, Li XH, Yu H, Liu YC, Zhu XJ. Synaptic learning and memory functions achieved using oxygen ion migration/diffusion in an amorphous InGaZnO memristor. Adv Funct Mater 2012;22(13):2759–65.
- [4] Choi S, Kim S, Jang J, Ahn G, Jang JT, Yoon J, et al. Implementing an artificial synapse and neuron using a Si nanowire ionsensitive field-effect transistor and indium-gallium-zinc-oxide memristors. Sens Actuators B 2019;296. 126616.
- [5] Yu F, Zhu LQ, Xiao H, Gao WT, Guo YB. Restickable oxide neuromorphic transistors with spike-timing-dependent plasticity and pavlovian associative learning activities. Adv Funct Mater 2018;28(44):1804025.
- [6] Ahmed T, Kuriakose S, Mayes ELH, Ramanathan R, Bansal V, Bhaskaran M, et al. Optically stimulated artificial synapse based on layered black phosphorus. Small 2019;15(22):1900966.
- [7] Shin M, Min K, Shim H, Kwon Y. Investigation on phase-change synapse devices for more gradual switching. J Semicond Tech Sci 2019;19(1):8–17.
- [8] Song S, Kim K, Jung KH, Sok J, Park K. Properties of resistive switching in TiO₂ nanocluster-SiO_x(x < 2) matrix structure. J Semicond Tech Sci 2018;18(1):108–14.
 [9] Nomura K, Ohta H, Takagi A, Kamiya T, Hirano M, Hosono H. Room-temperature
- [9] Nomura K, Ohta H, Takagi A, Kamiya T, Hirano M, Hosono H. Room-temperatur fabrication of transparent flexible thin-film transistors using amorphous oxide semiconductors. Nature 2004;432:488–92.
- [10] Mo YG, Kim M, Kang CK, Jeong JH, Park YS, Choi CG, et al. Amorphous-oxide TFT backplane for large-sized AMOLED TVs. J Soc Inf Disp 2011;19(1):16–20.
- [11] High Takei K. Performance, flexible CMOS circuits and sensors toward wearable

healthcare applications. IEEE Int Electron Dev Meet 2016;143(6). p. 1.1-6.1.4.

- [12] Kim KH, Kwon H-I, Kwon SJ, Cho E-S. Xenon Flash Lamp Annealing on a-IGZO Thin-film Transistors at Different Pulse Repetition Numbers. J Semicond Tech Sci 2019;19(2):178–83.
- [13] Wu Q, Lu C, Wang H, Cao J, Yang G, Wang J, et al. A dual-functional IGZO-based device with schottky diode rectifying and resistance switching behaviors. IEEE Electron Device Lett 2019;40(1):24–7.
- [14] Wu Q, Yang G, Lu C, Xu G, Wang J, Dang B, et al. Room temperature-processed a-IGZO Schottky diode for rectifying circuit and bipolar 1D1R crossbar applications. IEEE Trans Electron Devices 2019;66(9):4087–97.
- [15] Jang JT, Ahn G, Choi S-J, Kim DM, Kim DH. Control of the boundary between the gradual and abrupt modulation of resistance in the schottky barrier tunnelingmodulated amorphous indium-gallium-zinc-oxide memristors for neuromorphic computing. Electronics 2019;8(10):1087.
- [16] Choi S, Kim S, Jang J, Ahn G, Jang JT, Yoon J, et al. Implementing an artificial synapse and neuron using a Si nanowire ionsensitive field-effect transistor and indium-gallium-zinc-oxide memristors. Sens. Actuators, B 2019;29. 126616.
- [17] Ambrogio S, Milo V, Wang ZQ, Balatti S, Ielmini D. Analytical modeling of current overshoot in oxide-based resistive switching memory (RRAM). IEEE Electron Device Lett 2016;37(10):1268–71.
- [18] Gonzalez-Cordero G, Roldan JB, Jimenez-Molinos F, Sune J, Long S, Liu M. A new compact model for bipolar RRAMs based on truncated-cone conductive filaments—a Verilog-A approach. Semicond Sci Technol 2016;31(11). 115013.
- [19] Li H, Wu TF, Mitra S, Wong HSP. Resistive RAM-centric computing: design and modeling methodology. IEEE Trans Circuits Syst I Regul Pap 2018;64(9):2263–73.
- [20] Huang P, Zhu D, Chen S, Zhou Z, Chen Z, Gao B, et al. Compact model of HfO_{X⁺} based electronic synaptic devices for neuromorphic computing. IEEE Trans Electron Dev 2017;64(2):614–21.
- [21] Chuang K-C, Chu C-Y, Zhang H-X, Luo J-D, Li W-S, Li Y-S, et al. Impact of the stacking order of HfO_x and AlO_x dielectric films on RRAM switching mechanisms to behave digital resistive switching and synaptic characteristics. IEEE J Electron Devices Soc 2019;7(16):589–95.
- [22] Chen P-H, Su Y-T, Chang F-C. Stabilizing resistive switching characteristics by inserting indium-tin-oxide layer as oxygen ion reservoir in HfO₂-based resistive random access memory. IEEE Trans Electron Devices 2019;66(3):1276–80.
- [23] Flynn BT, Oleksak RP, Thevuthasan S, Herman GS. Interfacial chemistry-induced modulation of schottky barrier heights. In situ measurements of the Pt – amorphous indium gallium zinc oxide interface using X–ray photoelectron Spectroscopy. ACS Appl Mater Inter 2018;10(4):4333–40.
- [24] Jeong HY, Kim SK, Lee JY, Choi S-Y. Role of interface reaction on resistive switching of metal/amorphous TiO₂/Al RRAM devices. J Electrochem Soc 2011;158(10):H979–82.
- [25] Kobata J, Miura K-I. Effects of Ar ion bombardment by unbalanced magnetron sputtering on mechanical and thermal properties of Ti-Cu-Zr-Ni-Hf-Si thin film metallic glass. Mater Des 2016;111(5):271–8.
- [26] Bae YC, Lee AR, Lee JB, Koo JH, Kwon KC, Park JG, et al. Oxygen ion drift-induced complementary resistive switching in homo TiO_x/TiO_y/TiO_x and hetero TiO_x/ TiON/TiO_x triple multilayer frameworks. Adv Funct Mater 2012;22(4):709–16.
- [27] Lim EW, Ismail R. Conduction mechanism of valence change resistive switching memory: a survey. Electrons 2015;4(3):586–613.
- [28] Gao S, Liu G, Yang H, Hu C, Chen Q, Gong G, et al. An oxide schottky junction artificial optoelectronic synapse. ACS Nano 2019;13(2):2634–42.



Jun Tae Jang received the B.S. and M.S. degrees in electrical engineering from Kookmin University, Seoul, Korea, in 2016, where he is currently pursuing the Ph.D. degree with the School of Electrical Engineering.



Jungi Min received the B.S. degree in electrical engineering from Kookmin University, Seoul, Korea, in 2018, where he is currently pursuing the M.S. degree with the School of Electrical Engineering.

J.T. Jang, et al.

Solid State Electronics 166 (2020) 107764



Donguk Kim received the B.S. degree in electrical engineering from Kookmin University, Seoul, Korea, in 2019, where he is currently pursuing the M.S. degree with the School of Electrical Engineering.



Dong Myong Kim received the B.S. (magna cum laude) and M.S. degrees in electronics engineering from Seoul National University, Seoul, Korea, in 1986 and 1988, respectively, and the Ph.D. degree in electrical engineering from the University of Minnesota, Twin Cities, MN, USA, in 1993. He is currently a Professor the School of Electrical Engineering, Kookmin University, Seoul, since 1993.



Jingyu Park received the B.S. degree in electrical engineering from Kookmin University, Seoul, Korea, in 2019, where he is currently pursuing the M.S. degree with the School of Electrical Engineering.



Seongjae Cho received the B. S. and Ph. D. degrees in Electrical Engineering from Seoul National University, Seoul, Korea, in 2004 and 2010, respectively. He is currently an Associate Professor at the Department of Electronics Engineering, Gachon University, Seongnam-si, Korea. His current research interests include nanoscale CMOS devices, emerging memory devices and array, photonic devices and integrated circuits, and neuromorphic systems.



Sung-Jin Choi received the M.S. and Ph.D. degrees in electrical engineering from Korea Advanced Institute of Science and Technology, Daejeon, Korea, in 2012. He is currently an Associate Professor with the School of Electrical Engineering, Kookmin University, Seoul, Korea.



7

Dae Hwan Kim received the B.S., M.S., and Ph.D. degrees in electrical engineering from Seoul National University, Seoul, Korea, in 1996, 1998, and 2002, respectively. He is currently a Professor with the School of Electrical Engineering, Kookmin University, Seoul, Korea. His current research interests include nanoCMOS, oxide and organic thin-film transistors, biosensors, and neuromorphic devices.