

Fin Width (W_{fin}) Dependence of Programming Characteristics on a Dopant-Segregated Schottky-Barrier (DSSB) FinFET SONOS Device for a NOR-Type Flash Memory Device

Sung-Jin Choi, Jin-Woo Han, Dong-Il Moon, Moongyu Jang, and Yang-Kyu Choi

Abstract—This letter is aimed at experimentally investigating the fin width (W_{fin}) dependence of both a dopant-segregated Schottky-barrier (DSSB) and a conventional FinFET SONOS device with diffused p-n junctions for application of a NOR-type flash memory device. High parasitic resistance (R_{para}) at the source/drain by a narrowed W_{fin} results in degradation of memory performance for the conventional FinFET SONOS device. In contrast, it is shown that a narrow W_{fin} significantly improves the memory performance for the DSSB FinFET SONOS device, resulting from an improved lateral electric field without a significant change of the R_{para} value.

Index Terms—Dopant segregation, dopant-segregated Schottky-barrier (DSSB), FinFET, fin width, flash memory, Schottky barrier, SONOS, source-side injection.

I. INTRODUCTION

DOPANT-SEGREGATED Schottky-barrier (DSSB) devices have recently received increasing attention for application in high-performance devices due to their improved immunity against short-channel effects (SCEs) on the basis of ultrashallow junctions, lower parasitic resistance (R_{para}) stemming from low resistivity of metallic source/drain (S/D) electrodes, and higher carrier injection velocity than conventional (Conv.) devices composed of diffused p-n junctions [1]–[4]. In particular, DSSB devices reportedly boosted the programming speed when applied to NAND- and NOR-type flash memory, thus implying that the next generation flash memories can benefit from the aforementioned advantages [5], [6]. In the case of the application of a NOR-type flash memory device, we have demonstrated excellent programming efficiency, which stemmed from the unique DSSB source-side injection.

Manuscript received September 20, 2009; revised October 12, 2009. First published November 17, 2009; current version published December 23, 2009. This work was supported in part by the IT R&D program of MKE/KEIT (10029953, Terabit Nonvolatile Memory Development) and by a National Research Foundation (NRF) grant funded by the Korea government (No. K20901000002-09E0100-00210). The review of this letter was arranged by Editor T. Wang.

S.-J. Choi, J.-W. Han, D.-I. Moon, and Y.-K. Choi are with the Division of Electrical Engineering, School of Electrical Engineering and Computer Science, Korea Advanced Institute of Science and Technology, Daejeon 305-701, Korea (e-mail: sjchoi@nobelab.kaist.ac.kr; jinu0707@nobelab.kaist.ac.kr; dimun@nobelab.kaist.ac.kr; ykchoi@ee.kaist.ac.kr).

M. Jang is with the Electronics and Telecommunications Research Institute, Daejeon 305-350, Korea (e-mail: jangmg@etri.re.kr).

Color versions of one or more of the figures in this letter are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/LED.2009.2035142

A large threshold voltage (V_{th}) shift of almost 4.5 V under programming conditions of gate voltage ($V_{\text{gs}} = 7$ V), drain voltage ($V_{\text{ds}} = 4$ V), and programming time ($t_{\text{PGM}} = 320$ ns) was achieved in [6].

One of the critical limits of current NOR flash memory devices is reducing programming voltages such as V_{gs} and V_{ds} so as to allow the use of channel-hot-electron-injection (CHEI) for low power consumption. It should be noted that high R_{para} at the S/D of a highly scaled memory device (e.g., a scaled FinFET with a narrow fin width (W_{fin})) can reduce the effective program voltage and result in a small V_{th} window. Hence, a retarded programming speed cannot be avoided. Inevitably, making the programming voltage high enough to trigger a CHEI is required for a conventional SONOS device.

In this letter, we experimentally characterize the impact of W_{fin} on the characteristics of a NOR-type flash memory device for both a DSSB FinFET SONOS device and a conventional SONOS device with a diffused p-n junction S/D. It is confirmed that the high R_{para} resulting from a narrow W_{fin} can significantly degrade memory performance in the conventional SONOS device but not in the DSSB SONOS device. Surprisingly, the memory characteristic of the DSSB SONOS device is expected to be improved at a narrowed W_{fin} . It is also confirmed that this improvement can be attributed to the enhanced electric field in the narrow W_{fin} along the interface between the DSSB source junction and channel.

II. RESULTS AND DISCUSSION

The DSSB FinFET SONOS device used for this analysis is equivalent to the double-gate device as referred to [6], except for a Ni-silicidation process. For the optimization of R_{para} , a refined Ni-silicidation process was utilized by reducing the thickness of the gate sidewall. Fig. 1 shows the subthreshold swing (SS) versus L_g as a parameter of W_{fin} for both the DSSB FinFET SONOS devices and the conventional SONOS devices. The SS value is improved at the narrowed W_{fin} device for both device structures, as expected. It is worthwhile to be noted that the SS value of DSSB FinFET SONOS devices is better by virtue of shallow and abrupt junction profile. Therefore, it is found that the DSSB SONOS device offers great robustness against SCEs for a highly scaled memory device. Moreover, the appropriate SS value and extent of SCE for the DSSB SONOS




Fig. 1. SS versus L_g for various W_{fin} . The SCEs of the DSSB FinFET SONOS device are superior to those of a conventional device due to ultrashallow DSSB junctions.




Fig. 2. Transient programming characteristics according to W_{fin} dependence. As W_{fin} decreases, high injection efficiency of the electrons from the source electrodes to the channel can be attained. This enhances the programming speed in the DSSB FinFET SONOS device. However, high R_{para} in the conventional FinFET SONOS device at narrow W_{fin} limits fast operation of the memory device.

devices verify the fact that the significant penetration of Ni-silicide in the narrowed W_{fin} device (30 nm) does not occur during silicidation.

Fig. 2 shows the measured transient programming characteristics of the DSSB FinFET SONOS device with different W_{fin} and long L_g to exclude any side effects. A comparative study was performed with a conventional FinFET SONOS device having a diffused p-n junction as a reference. Employing programming conditions of $V_{gs} = 7.5$ V and $V_{ds} = 3$ V with $t_{PGM} = 320$ ns, a V_{th} shift of 4.5 V is exhibited in the DSSB FinFET SONOS devices at $W_{fin} = 30$ nm. For the conventional SONOS FinFET device at $W_{fin} = 30$ nm, however, a V_{th} shift of less than 1 V is observed even with the same programming conditions. Interestingly, opposite trends for the programming characteristics with respect to W_{fin} are observed among the DSSB and conventional FinFET SONOS devices.

In the conventional FinFET SONOS device, a high R_{para} cannot be avoided as the device is scaled down with a reduction of W_{fin} or L_g . This high R_{para} can accordingly result in a reduction of the effective programming bias such as V'_{gs} and V'_{ds} ($V'_{gs} = V_{gs} - I_{ds} \cdot R_{para}$ and $V'_{ds} = V_{ds} - I_{ds} \cdot R_{para}$), and thus, the amount of generated hot electrons is suppressed [7].

In addition, the potential distribution for the conventional FinFET SONOS device at a narrow W_{fin} can also reduce the generation of hot electrons, as reported in [8]. For a more detailed analysis, the R_{para} value is measured for both the DSSB and conventional FinFET SONOS devices by utilizing Terada's method [9], as shown in Fig. 3(a). R_{para} is normalized by fin height due to double-gate structure. In Fig. 3(a), R_{para} of the conventional FinFET SONOS device rapidly increases with a reduction of W_{fin} . R_{para} of the conventional FinFET SONOS device with $W_{fin} = 30$ nm is threefold higher than that in the DSSB FinFET SONOS device at $W_{fin} = 30$ nm. This high R_{para} therefore results in a degraded memory performance, as exhibited in Fig. 2. At $W_{fin} = 70$ nm, even though the parasitic resistances of both the DSSB and conventional FinFET SONOS devices are almost similar, programming characteristics of both devices are quite different due to the different programming methods [6]. The effect of R_{para} on the memory performance of the conventional FinFET SONOS device is examined in Fig. 3(b). A constant programming V_{gs} of 7.5 V, a t_{PGM} of 100 μ s, and various programming V_{ds} values are used for the measurement. As the value of programming V_{ds} ($V_{ds,PGM}$) increases, the electrons stored from the CHEI mechanism trigger sudden elevation of the V_{th} shift. The triggering point by the $V_{ds,PGM}$ value was decreased with a widened W_{fin} due to the lowered R_{para} value. Therefore, it appears that a sufficiently high programming voltage to trigger CHEI is required for a highly scaled memory device (narrow W_{fin}) as a result of a high R_{para} value. Increased programming voltage lowers immunity against the punch-through phenomenon and limits further device scaling.

On the other hand, R_{para} of the DSSB FinFET SONOS device does not strongly depend on W_{fin} due to the metallic DSSB S/D junctions. Therefore, it can be expected that the programming efficiency is not degraded by the R_{para} value. Moreover, enhanced programming efficiency with a reduction of W_{fin} was observed. A numerical simulation to support this trend was carried out for various W_{fin} values [10]. Fig. 4 shows the simulated results for the normalized lateral electric field at the DSSB source side. It is well known that the carrier injection of SB-MOSFETs is improved for narrow W_{fin} in a double-gate FinFET device or a thin-body single-gate device on a silicon-on-insulator substrate [11]. As shown earlier in Fig. 1(b), the improved SS value at narrow W_{fin} implies better electrostatic gate modulation of the effective SB height; hence, it results in an improved ON-state current in DSSB devices. Therefore, for the same programming bias conditions, higher programming current density and improved memory performance can be expected due to enhanced injection efficiency from the source side. The results of the numerical simulation shown in the Fig. 4 clearly show the origin of this improved effect. It is noteworthy that the maximum value of lateral electric field is sensitively changed by the dopant profile and its concentration. Unfortunately, they are not precisely known in the segregation region; therefore, it is very difficult to extract the accurate value of the lateral electric field at the source side. However, it is clear that the maximum value of the lateral electric field increases as the W_{fin} reduces. As a result, a larger V_{th} window and a faster programming speed are attained due to the increased




Fig. 3. (a) Measured R_{para} from more than ten DSSB and conventional devices. Due to the metallic DSSB S/D junctions, the R_{para} value in the DSSB FinFET SONOS device is less than one-third that in the conventional FinFET SONOS device. (b) Programming window characteristics of both devices as a function of programming V_{ds} for different W_{fin} values. A higher programming voltage is required at narrow W_{fin} due to the high R_{para} value.




Fig. 4. Numerically simulated maximum lateral electric field of a DSSB FinFET SONOS device at the middle of W_{fin} and 2 nm below the tunneling oxide surface for different W_{fin} . As the W_{fin} decreases, an enhanced lateral electric field is achieved as a result of improved gate controllability.

generation of hot electrons, as displayed in Fig. 2. We can therefore conclude that, with respect to application to memory devices, the DSSB device is very attractive for highly scaled devices in suppressing SCEs as well as in realizing high-density and high-speed memory devices.

III. CONCLUSION

The dependence of W_{fin} on a DSSB FinFET SONOS device and a conventional FinFET SONOS device was comparatively analyzed in this letter. Excellent programming efficiency was achieved in a DSSB FinFET SONOS device at a narrow W_{fin} due to an enhanced lateral electric field. However, degraded memory performance in the conventional FinFET SONOS device was observed due to a high R_{para} value at the S/D, which would hinder scaling of NOR-type memory devices.

REFERENCES

- [1] A. Kinoshita, Y. Tsuchiya, A. Yagishita, K. Uchida, and J. Koga, "Solution for high-performance Schottky-source/drain MOSFET: Schottky barrier height engineering with dopant segregation technique," in *VLSI Symp. Tech. Dig.*, 2004, pp. 168–169.
- [2] A. Kaneko, A. Yagishita, K. Yahashi, T. Kubota, M. Omura, K. Matsuo, I. Mizushima, K. Okano, H. Kawasaki, T. Izumida, T. Kanemura, N. Aoki, A. Kinoshita, J. Koga, S. Inaba, K. Ishimara, Y. Toyoshima, H. Ishiuchi, K. Suguro, K. Eguchi, and Y. Tsunashima, "High-performance FinFET with dopant-segregated Schottky source/drain," in *IEDM Tech. Dig.*, 2006, pp. 893–896.
- [3] M. Awano, H. Onoda, K. Miyashita, K. Adachi, Y. Kawase, K. Miyano, H. Yoshimura, and T. Nakayama, "Advanced DSS MOSFET technology for ultrahigh performance applications," in *VLSI Symp. Tech. Dig.*, 2008, pp. 24–25.
- [4] A. Kinoshita, T. Kinoshita, Y. Nishi, K. Uchida, S. Toriyama, R. Hasumi, and J. Koga, "Comprehensive study on injection velocity enhancement in dopant-segregated Schottky MOSFETs," in *IEDM Tech. Dig.*, 2006, pp. 79–82.
- [5] S.-J. Choi, J.-W. Han, S. Kim, M.-G. Jang, J. S. Kim, K. H. Kim, G. S. Lee, J. S. Oh, M. H. Song, Y. C. Park, J. W. Kim, and Y.-K. Choi, "Enhancement of program speed in dopant-segregated Schottky-barrier (DSSB) FinFET SONOS for NAND-type flash memory," *IEEE Electron Device Lett.*, vol. 30, no. 1, pp. 78–81, Jan. 2009.
- [6] S.-J. Choi, J.-W. Han, S. Kim, M.-G. Jang, J. S. Kim, K. H. Kim, G. S. Lee, J. S. Oh, M. H. Song, Y. C. Park, J. W. Kim, and Y.-K. Choi, "High injection efficiency and low-voltage programming in a dopant-segregated Schottky barrier (DSSB) FinFET SONOS for NOR-type flash memory," *IEEE Electron Device Lett.*, vol. 30, no. 3, pp. 256–268, Mar. 2009.
- [7] J.-W. Han, C.-H. Lee, D. Park, and Y.-K. Choi, "Parasitic S/D resistance effects on hot-carrier reliability in body-tied FinFETs," *IEEE Electron Device Lett.*, vol. 27, no. 6, pp. 514–516, Jun. 2006.
- [8] Y.-K. Choi, D. Ha, E. Snow, J. Bokor, and T.-J. King, "Reliability study of CMOS FinFETs," in *IEDM Tech. Dig.*, 2003, pp. 177–180.
- [9] K. Terada and H. Muta, "A new method to determine effective MOSFET channel length," *Jpn. J. Appl. Phys.*, vol. 18, no. 5, pp. 953–959, May 1979.
- [10] *Taurus-Medici User's Manual*, Synopsys, Inc., Mountain View, CA, 2007.
- [11] M. Zhang, J. Knoch, J. Appenzeller, and S. Mantl, "Improved carrier injection in ultrathin-body SOI Schottky-barrier MOSFETs," *IEEE Electron Device Lett.*, vol. 28, no. 3, pp. 223–225, Mar. 2007.