

Additional resistance method for extraction of separated nonlinear parasitic resistances and effective mobility in MOSFETs

G.M. Lim, Y.C. Kim, D.J. Kim, Y.W. Park and D.M. Kim

An additional resistance method (ARM) is proposed for the accurate and convenient extraction of separated source (R_S) and drain (R_D) resistances, which also include gate voltage (V_{GS}) dependence, in MOSFETs. The ARM uses an analytical current-voltage relation in the linear operation of MOSFETs with two external resistors. In addition to V_{GS} -dependent R_S and R_D , the channel carrier mobility is obtained by considering parasitic resistances in MOSFETs. The ARM is verified using experimental data obtained from n - and p -MOSFETs with $W/L = 30\mu\text{m}/0.7\mu\text{m}$.

Introduction: There are a variety of methods for extracting model parameters in MOSFETs. However, conventional models and extraction methods require a complicated procedure involving the iteration of simultaneous device equations [1]. Since the effects of source and drain resistances (R_S and R_D) are different from each other and crucial to the performance of MOSFETs, they must be extracted separately and be accurate for proper and timely use in the estimation of the electrical performances of MOS integrated circuits. Previously reported conventional methods for bias-dependent (nonlinear) and separate extraction of R_S and R_D have not been so effective or have assumed that $R_S = R_D$ irrespective of the device structure under consideration. Otherwise, a large number of devices with different gate sizes is required on the same wafer [2 – 4]. In this Letter, an additional resistance method (ARM) is proposed for the convenient extraction of bias-dependent and separated R_S and R_D in MOSFETs with both symmetrical and asymmetrical device structures. Improved accuracy with regard to the measurement of the extracted channel carrier mobility is also achieved by considering the voltage drops across separated R_S and R_D in MOSFETs. We verified the validity of the proposed ARM using separately extracted nonlinear values of R_S and R_D in n - and p -channel MOSFETs.




Fig. 1 V_{GS} -dependent R_D and R_S in n - and p -channel MOSFETs

▲ + R_D
● * R_S

Additional resistance method: In the ARM, additional/intentional resistances are applied to the source and/or drain during characterisation. The drain current-gate voltage ($I_D - V_{GS}$) characteristics are also measured under four different combinations of external resistance connections: (i) no external resistance; (ii) R_{aS} to the source and R_{aD} to the drain; (iii) only R_{aS} to the source; and (iv) only R_{aD} to the drain terminal. Intentionally connected external resistances have much larger values than parasitic (intrinsic) source and drain resistances. With large additional resistances (R_{aS} and R_{aD}), therefore, the total resistance in each terminal (R_{TS} : total source resistance, R_{TD} : total drain resistance) can be described by

$$R_{TS,TD} = R_{S,D}(V_{GS}) + R_{aS,aD} \approx R_{aS,aD} \quad (1)$$

The gate voltage (V_{GS})-dependent drain and source resistances ($R_D(V_{GS})$, $R_S(V_{GS})$) can be separately modelled as a function of V_{GS} by

$$R_{D,S}(V_{GS}) = R_{D0,S0} + \frac{1}{\kappa_{D,S}(V_{GS} - V_{TN,TP})} \quad (2)$$

With large asymmetrical additional resistances ($R_{aS} \neq R_{aD}$), the

drain and source resistances can be separately obtained without assuming $R_S = R_D$. As a function of bias, therefore, the total resistance in the linear mode of operation under small drain voltage (V_{DS}) can be described by

$$R_T = R_{aDS} + \left[R_{D0S0} + \frac{1}{\kappa(V_{GS} - V_{TN,TP})} \right] + \frac{1 + \theta(V_{GS} - V_{TN,TP} - I_D R_{TS})}{\mu_0 \beta [V_{GS} - V_{TN,TP} - 0.5(V_{DS} + I_D(R_{TS} - R_{TD}))]} \quad (3)$$

where $\beta = C_{ox}W/L_{eff}$, R_{D0S0} is a bias-independent part of the resistances for various V_{GS} , and $V_{TN,TP}$ is the threshold voltage of the $n(p)$ -MOSFET, κ is a constant for modelling the variation in the parasitic resistance with gate voltage. R_T is the total resistance, R_{aDS} is the sum of the additional resistances, and R_{ch} is the intrinsic channel resistance under the gate. To estimate the approximated initial values of R_{D0S0} , κ , θ and μ_0 , the drain current-gate voltage ($I_{DS} - V_{GS}$) characteristics are measured with large external resistances connected to both drain and source terminals.




Fig. 2 Extracted effective channel carrier mobility as a function of V_{GS} and V_{DS} in n - and p -channel MOSFETs

$|V_{DS}| = 0.05\text{V to }0.35\text{V}, 0.05\text{V/step}$

Table 1: Extracted characteristic model parameters in n - and p -channel MOSFETs with $W/L = 30\mu\text{m}/0.7\mu\text{m}$

Parameters	n -MOSFET	p -MOSFET
C_{ox} [nF/cm ²]	153	147
t_{ox} [nm]	22	22
N_{sub} [cm ⁻³]	6.65×10^{16}	1.80×10^{16}
V_{TN}, V_{TP} [V]	0.60	-0.95
ΔL [μm]	0.21	0.31
R_{D0} [Ω]	23	55
R_{S0} [Ω]	24	60
K_D [1/ $\Omega \cdot \text{V}$]	0.10	0.02
K_S [1/ $\Omega \cdot \text{V}$]	0.40	0.02
μ_0 [cm ² /V.s]	675	300
θ [1/V]	0.1	0.1
η [1/V]	0.2	0.3

When operated in linear mode with a very small drain voltage, the drain current with parasitic resistances can be described by

$$I_{DS} = \frac{\beta \mu_0}{1 + \theta(V_{GT} - I_{DS} R_{TS})} [V_{GT} - 0.5(V_{DS} + 0.5I_{DS}(R_{TS} - R_{TD}))] \times (V_{DS} - I_{DS} R_{TD}) \quad (4)$$

where $V_{GT} = V_{GS} - V_{TN,TP}$ and $R_{TD} = R_{TS} + R_{TD}$. Therefore, R_D can be obtained from

$$AR_D^2(V_{GS}) + BR_D(V_{GS}) + C = 0 \quad (5)$$

where $A = 0.5\beta\mu_0 I_{DS}^2$, $B = \beta\mu_0 I_{DS}(V_{GT} - V_{DS})$ and $C = [1 + \theta(V_{GT} - I_{DS} R_{TS})] I_{DS} - \beta\mu_0 [V_{GT} - 0.5(V_{DS} + I_{DS} R_{TS})](V_{DS} - I_{DS} R_{TS})$.

R_S can also be obtained using the same sequence as for R_D . By exchanging the source and drain terminals (reverse mode of opera-

tion) as well as combining several different values of the external source and drain resistances, we can obtain more accurate device model parameters from the ARM.




Fig. 3 Comparison of measured and modelled drain currents for n-channel MOSFETs

$V_{DS} = 0.05 \text{ V to } 0.35 \text{ V, } 0.05 \text{ V/step}$
 ■ measured
 * simulated
 n-MOSFET ($W/L = 30\mu\text{m}/0.7\mu\text{m}$)

The effective channel carrier mobility (μ_{eff}) when the MOSFETs are in linear mode, considering the voltage drops across R_S and R_D , can be described by

$$\mu_{eff}(V'_{GS}, V'_{DS}) \approx \frac{I_{DS}}{\beta[V_{GS}-V_T-\frac{1}{2}V_{DS}-\frac{1}{2}I_{DS}(R_S(V_{GS})+R_D(V_{GS}))][V_{DS}-I_{DS}R_{DS}(V_{GS})]} \quad (6)$$

in which the mobility degradation due to surface roughness under a high vertical electric field is included. Using eqn. 6 and the drain current measured in the linear region (the lowest V_{DS}), we obtain the channel carrier mobility. Under linear mode of operation with small V_{DS} , the V_{GS} -dependent effective mobility, considering the voltage drop across the parasitic resistances, can be described by

$$\mu_{eff}(V'_{GS}) = \frac{\mu_0}{1 + \theta(V_{GT} - I_{DS}R_{TS})} \quad (7)$$

Combining eqns. 6 and 7, we obtain the model parameters θ and μ_0 for the effective channel carrier mobility.

Experimental result and discussion: We applied the ARM to n- and p-channel MOSFETs ($W/L = 30\mu\text{m}/0.7\mu\text{m}$) with asymmetric LDD structures. C_{ox} , I_{ox} and N_{sub} were measured by capacitance-voltage characteristic curves [5]. Threshold voltage values ($V_{TN,TP}$) were extracted by the transconductance change method [6]. The channel length reduction (ΔL) was obtained from the channel-resistance method [7]. $R_{nS} = 300\Omega$ and $R_{nD} = 390\Omega$ were used to characterise the n-channel MOSFET while $R_{pS} = 510\Omega$ and $R_{pD} = 680\Omega$ were used to characterise the p-channel MOSFET. By using the ARM, we obtained bias-dependent R_S and R_D (Fig. 1) and μ_{eff} (Fig. 2). The extracted parameter values are summarised in Table 1. Note, as shown in Fig. 1, that the V_{GS} -dependent R_S and R_D have different values from each other due to the asymmetric source and drain structures in the MOSFETs employed in this work. Good agreement is observed in Fig. 3 with the measured and simulated current-voltage characteristics of asymmetrical LDD structure n- and p-channel MOSFETs with $W/L = 30\mu\text{m}/0.7\mu\text{m}$.

Conclusion: An additional resistance method (ARM) has been reported to extract the V_{GS} -dependent effective mobility and separated nonlinear source and drain resistances of MOSFETs. The ARM has been verified experimentally by comparing the measured and simulated drain current for $0.7\mu\text{m}$ n- and p-channel MOSFETs by using the extracted μ_{eff} , R_D , and R_S . We expect that the ARM could be used for the characterisation, modelling and estimation of electrical performances in MOSFETs and their integrated circuit and systems.

Acknowledgment: This work was supported by the Brain Korea 21 Project.

G.M. Lim, Y.C. Kim, D.J. Kim, Y.W. Park and D.M. Kim (School of Electrical Engineering, Kookmin University, 861-1 Jungnung-dong, Sungbuk-gu, Seoul, 136-702, Korea)

References

1. LOU, C.L. *et al.*: 'A novel single-device DC method for extraction of the effective mobility and source-drain resistances of fresh and hot-carrier degraded drain-engineered MOSFETs', *IEEE Trans. Electron Devices*, 1998, **ED-45**, pp. 1317-1323
2. GUE, J.C. *et al.*: 'A new approach to determine the effective channel length and the drain-and-source series resistance of miniaturized MOSFETs', *IEEE Trans. Electron Devices*, 1994, **41**, pp. 1811-1818
3. YAZGI, M., and KUNTMAN, H.: 'A new approach for the extraction of SPICE MOSFET level-3 static model parameters'. ICECS, 1998, Vol. 1, pp. 505-508
4. WU, C.M., and WU, C.Y.: 'A new method for extracting the channel-length reduction and the gate-voltage dependent series resistance of counter-implanted p-MOSFETs', *IEEE Trans. Electron Devices*, 1997, **44**, (12), pp. 2193-2199
5. RICCO, B. *et al.*: 'Oxide-thickness determination from C/V measurement in thin-insulator MOS structures', *IEEE Trans. Electron Devices*, 1988, **35**, pp. 432-438
6. WONG, H. *et al.*: 'Modeling of transconductance degradation and extraction of threshold voltage in thin oxide MOSFETs', *Solid-State Electronics*, 1987, **30**, (9), pp. 953-968
7. CHERN, J.G.J. *et al.*: 'A new method to determine MOSFET channel length', *IEEE Electron Device Lett.*, 1980, **EDL-1**, pp. 170-173

AlGaIn/GaN MODFETs on semi-insulating SiC with 3W/mm at 20GHz

A. Vescan, R. Dietrich, A. Wieszt, A. Schurr, H. Leier, E.L. Piner and J.M. Redwing

The power performance of AlGaIn/GaN MODFETs grown on semi-insulating SiC is reported. The epitaxial layers were grown by MOCVD with a good uniformity and excellent carrier mobility of $1300\text{cm}^2/\text{Vs}$ at room temperature. Devices with gate length of $0.3\mu\text{m}$ were fabricated and characterised, yielding a record transconductance of 300mS/mm . Active load-pull measurements yielded 594mW total output power at 20GHz . At 15GHz a total output power of 3.3W was measured. To the authors' knowledge, these results represent the highest output power so far achieved from a single GaN-device at Ku and K-band.

The extraordinary material properties of the group III nitrides have led to a worldwide effort for device development. The achievable power densities make GaN-based devices the ideal choice for future power amplifiers at frequencies up to and above X-band. The state-of-the-art results from group III nitride FETs outperform conventional III-V devices in terms of power delivered from one transistor and power density per unit gate width [1, 2]. Also, at higher frequencies promising results have been reported (16GHz [3] and 18GHz [4]). In this Letter, we report for the first time on the performance of AlGaIn/GaN HEMTs grown on SiC substrates at frequencies up to 20GHz and demonstrate record output power at 15GHz .

The FET structures used in this study were grown in a horizontal MOCVD reactor at 1100°C on semi-insulating SiC. A standard MODFET structure was grown on a $2\text{-}\mu\text{m}$ GaN buffer layer with 25% Al in the AlGaIn and the supply layer doped to $1 \times 10^{19}\text{cm}^{-3}$. This resulted in a sheet carrier concentration of $1.1 \times 10^{13}\text{cm}^{-2}$ and a room temperature mobility of $1300\text{cm}^2/\text{Vs}$. A standard HEMT process was used, with Ti/Al-based ohmic contacts alloyed at 900°C ($R_c = 0.5\Omega/\text{mm}$) and $0.3\mu\text{m}$ e-beam defined Ni/Au gates. Multi-finger FETs with a total width up to 1.6mm were fabricated using Au airbridges.

The DC characteristics were measured using an HP-41458 parameter analyser. The IV-characteristics of a single-finger device ($50\mu\text{m}$) is shown in Fig. 1, yielding a maximum current density of 1.5A/mm and a record extrinsic transconductance of 300mS/mm .