

Dopant-Segregated Schottky Source/Drain FinFET With a NiSi FUSI Gate and Reduced Leakage Current

Sung-Jin Choi, Jin-Woo Han, Sungho Kim, Dong-Il Moon, Moongyu Jang, and Yang-Kyu Choi

Abstract—Enhanced Dopant-segregated Schottky-barrier (DSSB) FinFETs combined with a fully silicided (FUSI) gate were fabricated via single-step Ni-silicidation. Both workfunction control of the gate and a lowered effective SB-height in the source/drain junctions are simultaneously achieved by the dopant-segregated silicidation process. Moreover, the leakage current was significantly reduced with the aid of deep source/drain implantation. Therefore, it can be expected that a DSSB device with a FUSI gate have several advantages as both a logic and nonvolatile memory device. First, for a logic device, it can provide low parasitic resistance and a tunable threshold voltage. Second, for a nonvolatile memory device, the increased workfunction due to the FUSI gate can enhance the erasing characteristics by suppressing the back tunneling of electrons from the gate side as well as the programming characteristics.

Index Terms—Dopant-segregated Schottky-barrier (DSSB), dopant-segregation, erasing saturation, FinFET, fully-silicidation, fully-silicided (FUSI), NiSi, SB-MOSFET, Schottky-barrier (SB), silicidation, SONOS, workfunction.

I. INTRODUCTION

THE fully-silicided (FUSI) gate MOSFET has been demonstrated to offer a tunable threshold voltage (V_T) for high-performance CMOS, elimination of poly-Si depletion, and a reduction of the transverse field compared to a conventional poly-Si gate MOSFET [1]–[4]. A traditional method of fabricating a FUSI gate is gate-last approach, which involves a complex damascene-type processing. Prior to the formation of the FUSI gate, the transistor is fully processed through source/drain (S/D) contact silicidation and then must be encapsulated by a dielectric so as not to affect the S/D properties [3], [4]. However, the damascene-type processing for the FUSI

gate is associated with difficulty related to process integration. Meanwhile, the dopant-segregated Schottky-barrier (DSSB) MOSFET is recently regarded as an attractive alternative to replace conventional MOSFET types. Particularly, for deeply scaled FinFETs, metallic S/D junctions are now known as promising performance boosters because these devices alleviate concerns pertaining to parasitic resistance and short-channel effects [5], [6]. However, large leakage current via hole tunneling from the drain side can be a serious problem even with a high driving current.

The present study demonstrates the implementation of the enhanced DSSB MOSFET on the structure of a FinFET with a NiSi FUSI gate for the application of a high-performance logic or nonvolatile memory device by a single-step silicidation process and deep S/D implantation. We have noted that the essential mechanism, i.e., the ‘snowplow effect’, is identical for both the formation of the DSSB S/D junctions and the FUSI gate [4], [5], [7]. A hybrid structure with DSSB S/D junctions and a FUSI gate represents the first known demonstration of its kind. Using the 3-D FinFET, the possible application of a NiSi FUSI gate for a logic device with a tunable V_T value and low parasitic resistance is investigated. Moreover, nonvolatile memory operation with a lowered saturation V_T value in the erasing state is also evaluated with the aid of an increased workfunction.

II. DEVICE DESIGN AND FABRICATION

A schematic and process flow of the DSSB FinFET SONOS device used in this work and that of a previous work [8], [9] are comparatively illustrated in Fig. 1. One concern related to DSSB devices is the high junction leakage current that arises due to their inherently abrupt DSSB S/D junctions and hole tunneling from the drain side. Therefore, the strategies of deep S/D implantation of arsenic and activation prior to the formation of the DSSB S/D junctions were utilized to reduce the leakage current [6], in contrast to our previous works [8], [9]. In addition, the spacer thickness is significantly reduced to a thickness of 10 nm so as to enhance the device performance properties by effectively modifying the effective SB height at the source side. A rapid thermal annealing (RTA) process (1st step: 280 °C, 50 sec, 2nd step: 400 °C, 35 sec) was employed to formulate a uniform NiSi film on the DSSB S/D junctions and the FUSI gate after the Arsenic implantation with 5 keV energy at a 5×10^{15} /cm² dose for the formation of the DS layer. Through optimization of the conditions of the single-step Ni-silicidation process, a hybrid structure with DSSB S/D

Manuscript received April 26, 2010; revised August 2, 2010; accepted August 2, 2010. Date of publication August 30, 2010; date of current version November 5, 2010. This work was supported by the IT R&D program of MKE/KEIT [10035320, Development of novel 3D stacked devices and core materials for the next generation flash memory], the IT R&D program of MKE/KEIT [10029953, Terabit Nonvolatile Memory Development], Nano R&D program through the National Research Foundation of Korea funded by the Ministry of Education, Science and Technology (grant number: 2009-0082583), and Samsung Electronics Co., Ltd. The review of this paper was arranged by Editor H. Jaouen.

S.-J. Choi, J.-W. Han, S. Kim, D.-I. Moon, and Y.-K. Choi are with the Department of Electrical Engineering, Korea Advanced Institute of Science and Technology (KAIST), Daejeon 305-701, Korea (e-mail: ykchoi@ee.kaist.ac.kr).

M. Jang is with the Advanced I-MEMS team, Electronics and Telecommunications Research Institute (ETRI), Daejeon 305-764, Korea.

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TED.2010.2065233




Fig. 1. Schematics and process flow of the proposed device (experimental group: DSSB device combined with a FUSI gate and deep S/D implantation) and a previously reported device (control group: DSSB device combined with neither FUSI gate nor deep S/D implantation). Additional processes enclosed in a red box were newly applied to the experimental group compared to the control one.




Fig. 2. (a) TEM image of the fabricated DSSB FinFET SONOS with a FUSI gate along the channel direction. (b) HAADF and EDS mapping images of the fabricated DSSB FinFET SONOS with a FUSI gate. (c) Scanning TEM (STEM) EDS analysis of Fig. 2(a). The profiles of As, Ni, and O are collected and the segregated As is clearly observed at the interface between the NiSi-gate and silicon oxide. (d) STEM image of the fabricated DSSB FinFETs SONOS with a FUSI gate. A uniformly silicided film is achieved.

junctions and a FUSI gate was successfully and simultaneously implemented. Two types of the control groups were also fabricated by varying the structure of the S/D junctions and gate; one is the previously fabricated DSSB FinFET without the FUSI gate and the other is the FinFET with diffused S/D junctions. For the previously fabricated DSSB FinFET without the FUSI gate, the process with a red box in Fig. 1 was not applied. Also, the relatively thicker spacer ($\sim 20\text{ nm}$) and shorter RTA time (1st step: $280\text{ }^\circ\text{C}$, 35 sec , 2nd step: $400\text{ }^\circ\text{C}$, 35 sec) compared to this work were employed. For fair comparison, the same O/N/O stack ($3\text{ nm}/6\text{ nm}/5\text{ nm}$) was also used for the control groups.

III. RESULTS AND DISCUSSIONS

Fig. 2(a) and (b) shows TEM and HAADF (high angle annular dark field) EDS mapping images of the proposed device. Through the analysis of TEM and HAADF images, it was confirmed that no interfacial layer existed between the FUSI gate and the gate dielectric (the blocking oxide in this work). It was

also verified that the physical thickness of the blocking oxide was not detectably changed by the FUSI gate process. The thick oxide at the gate edge was commonly observed after the gate poly-Si oxidation to make a graded gate oxide structure [10], [11]. It is obviously not the remaining poly-Si, which looks like the white and thick film at the gate edge, but it is the grown oxide during the subsequent spacer oxidation. Arsenic ions segregate into the NiSi-oxide interface when the silicidation of the gate poly-Si is completed, as shown in Fig. 2(c). Hence, the pile-up profile of Arsenic at the interface can modify the workfunction of the pure NiSi. The impact of impurities in the poly-Si on the NiSi gate workfunction is minutely described in several studies [1], [4], [7]. Additionally, it should be noted that the DS layer was concurrently formed in the S/D junctions, as confirmed in [9]. The HAADF STEM image shown in Fig. 2(d) can support that the DSSB FinFET as combined with the FUSI gate was uniformly fabricated.

The I_D-V_G characteristics of the FUSI-gated DSSB FinFET and control devices are compared in Fig. 3(a). The




Fig. 3. (a) I_D - V_G characteristics of the proposed and control devices. The gate dielectric is composed of O/N/O (3 nm oxide/6 nm nitride/5 nm oxide). (b) Schematic explanation of the reduced leakage current according to the deep implantation process.

workfunction difference between the control devices and the DSSB FinFET with the FUSI gate was roughly estimated with the assumption that the V_T shift was entirely caused by the workfunction difference. The estimated value of the workfunction difference was found to be in the range of 0.25 eV \sim 0.27 eV from a few tens of devices. This value agrees well with the reported value [4]. Although it was reported that the formation of DSSB S/D junctions can also result in some V_T fluctuations [12], the small statistical fluctuation of the measured V_T value here compared to the V_T difference between the FUSI-gated device and the control samples supports that the V_T shift arises not from the fluctuated DSSB S/D junctions but from the workfunction difference. Additionally, the short-channel effects (SCEs) stemming from different device structures can also bring about the V_T shift. In a comparison of the SS and DIBL, however, SCEs are negligible due to their narrow fin width of 30 nm. It can be also confirmed by numerical simulation to show the impact of the different spacer thicknesses on the device characteristics between the DSSB FinFET with the FUSI gate (this work) and without FUSI gate (previous work). According to the MEDICI simulation [13] (not shown), it does not bring about the significant V_T shift between the two groups. Also, the underlap region arising from the gate spacer is almost eliminated by the encroachment of NiSi. Thus, it is concluded that the V_T shift primarily originates from the gate workfunction difference. An important thing to note is that as expected, the reduced off-state leakage current for the DSSB FinFET with the FUSI gate is mainly caused from the deep S/D implantation. As shown in the schematic explanation of Fig. 3(b), the hole tunneling current from the drain side can be further reduced by deep S/D implantation because of a broadened tunneling barrier width.

It is also important to note that the total resistance (R_{Total}) was preserved in the DSSB FinFET with the FUSI gate, as shown in Fig. 4. Moreover, the lower R_{Total} value of the DSSB FinFET with the FUSI gate compared to the DSSB FinFET without the FUSI gate can arise from the deeper S/D junction depth, as shown in inset of Fig. 4. This is understood by the prolonged silicidation time to make full silicidation of the S/D junctions and gate poly-Si in the DSSB FinFET with the FUSI




Fig. 4. Total resistance of the devices. The reduced resistance of the proposed device is due to the thicker thickness of the S/D junction depth.

gate. Therefore, a hybrid structure of a DSSB FinFET and a FUSI gate can satisfy the requirements for a high-performance device. Although the device utilized in this work has relatively longer gate length (200 nm) than a commercially available logic device, it can be expected that the concept of a combinatorial structure of a DSSB FinFET and a FUSI gate is still effective for the proof-of-the concept.

For the operation of nonvolatile memory, the workfunction as increased by the FUSI gate can be verified by the lowered saturation V_T value in the erasing operation, as schematically illustrated in Fig. 5(a). The increased workfunction in the NiSi FUSI gate results in the suppression of the back-tunneling of electrons from the gate side. It was previously reported that the DSSB structure enhanced the programming speed [8], [9]. However, the speed and saturated V_T value in the transient characteristics during erasing operation was not noticeably different from each other because the de-trapping of trapped electrons was used as the dominant mechanism of erasing operation as shown in ref [8], [9]. Therefore, a DSSB FinFET SONOS with a NiSi FUSI gate has the potential of the applicable nonvolatile memory device by virtue of the enlarged sensing window and fast erasing operation caused by the FUSI gate and the improved programming speed due to the DSSB S/D junctions. Fig. 5(b) shows the simply calculated tunneling probability of electrons from the gate side and the measured transient characteristics during an erasing operation.




Fig. 5. (a) Schematic energy band diagram at the erasing operation between the devices with the poly-Si gate and the NiSi FUSI gate. (b) Simply calculated tunneling probability of the NiSi-gate device through the WKB approximation and measured erasing characteristic of the DSSB FinFETs SONOS with and without a FUSI gate by an electron de-trapping mechanism. The lowered saturation V_T during an erasing operation results from the increased workfunction of the gate by suppressing the back-tunneling of electrons.

Note that the tunneling probability of electrons is effectively suppressed by an order of magnitude by the increment of the gate workfunction. As a result, the saturated V_T value of the NiSi FUSI gate device during an erasing operation is lowered even more compared to the poly-Si gate device, as shown in Fig. 4(b).


IV. CONCLUSION

An enhanced DSSB FinFET combined with a FUSI gate structure was successfully demonstrated through a single-step silicidation process and deep S/D implantation. The DS technique in the gate and S/D junctions were used to change the gate workfunction and the effective SB height, respectively. Moreover, the reduced leakage current can be achieved from the deep S/D implantation, resulting in the lengthened tunneling width of holes. The increased workfunction in the FUSI gate was confirmed through the I_D - V_G characteristics and the measurement of the saturated V_T value during an erasing operation. Therefore, the combination of the DSSB S/D and the FUSI gate is attractive for a high-performance logic device with a tunable V_T and low parasitic resistance and for a nonvolatile memory device with a wide sensing window and high-speed programming capability.

REFERENCES

- [1] M. Qin, V. M. C. Poon, and S. C. H. Ho, "Investigation of polycrystalline nickel silicide films as a gate material," *J. Electrochem. Soc.*, vol. 148, no. 5, pp. G271–G274, May 2001.
- [2] B. Tavel, T. Skotnicki, G. Pares, N. Carriere, M. Rivoire, F. Leverd, C. Julien, J. Torres, and R. Pantel, "Totally silicided (CoSi₂) polysilicon: A novel approach to very low resistive gate without metal CMP or etching," in *IEDM Tech. Dig.*, 2001, pp. 825–828.
- [3] J. Kedzierski, D. Boyd, Y. Zhang, M. Steen, F. F. Jamin, J. Benedict, M. Jeong, and W. Haensch, "Issues in NiSi-gated FDSOI device integration," in *IEDM Tech. Dig.*, 2003, pp. 441–444.
- [4] J. Kedzierski, M. Jeong, T. Kanarsky, Y. Zhang, and H.-S. P. Wong, "Fabrication of metal-gated FinFETs through complete gate silicidation with Ni," *IEEE Trans. Electron Devices*, vol. 51, no. 12, pp. 2115–2120, Dec. 2004.
- [5] A. Kinoshita, Y. Tsuchiya, A. Yagishita, K. Uchida, and J. Koga, "Solution for high-performance Schottky-S/D MOSFETs: Schottky barrier height engineering with dopant segregation technique," in *VLSI Symp. Tech. Dig.*, 2004, pp. 168–169.

- [6] A. Kinoshita, C. Tanaka, K. Uchida, and J. Koga, "High-performance 50-nm-gate-length Schottky-S/D MOSFETs with dopant-segregation junctions," in *VLSI Symp. Tech. Dig.*, 2005, pp. 158–159.
- [7] W. P. Maszara, Z. Krivokapic, P. King, J.-S. Goo, and M.-R. Lin, "Transistors with dual workfunction metal gates by single full silicidation (FUSI) of polysilicon gates," in *IEDM Tech. Dig.*, 2002, pp. 367–370.
- [8] S.-J. Choi, J.-W. Han, S. Kim, D.-H. Kim, M.-G. Jang, J.-H. Yang, J. S. Kim, K. H. Kim, G. S. Lee, J. S. Oh, M. H. Song, Y. C. Park, J. W. Kim, and Y.-K. Choi, "High speed flash memory and 1T-DRAM on dopant segregated Schottky barrier (DSSB) FinFET SONOS device for multi-functional SoC applications," in *IEDM Tech. Dig.*, 2008, pp. 1–4.
- [9] S.-J. Choi, J.-W. Han, S. Kim, D.-I. Moon, M. Jang, J. S. Kim, K. H. Kim, G. S. Lee, J. S. Oh, M. H. Song, Y. C. Park, J. W. Kim, and Y.-K. Choi, "Performance breakthrough in NOR flash memory with dopant-segregated Schottky-barrier (DSSB) SONOS devices," in *VLSI Symp. Tech. Dig.*, 2009, pp. 222–223.
- [10] P. K. Ko, S. Tam, C. Hu, S. S. Wong, and C. G. Sodini, "Enhancement of hot-electron currents in graded-gate-oxide(GGO)-MOSFETs," in *IEDM Tech. Dig.*, 1984, pp. 88–91.
- [11] P. K. Ko, T. Y. Chan, A. T. Wu, and C. Hu, "The effects of weak gate-to-drain (source) overlap on MOSFET characteristics," in *IEDM Tech. Dig.*, 1986, pp. 292–295.
- [12] Z. Zhang, J. Lu, Z. Qiu, P.-E. Hellström, M. Östling, and S.-L. Zhang, "Performance fluctuation of FinFETs with Schottky barrier source/drain," *IEEE Electron Device Lett.*, vol. 29, no. 5, pp. 506–508, May 2008.
- [13] *Taurus-Medici User's Manual*, Synopsys, Inc., Mountain View, CA, 2007.



Sung-Jin Choi received the B.S. degree from electronics and electrical engineering from Chung-Ang University, Seoul, Korea, in 2007, and the M.S. degree from Division of Electrical Engineering, Korea Advanced Institute of Science and Technology (KAIST), Daejeon, Korea, in 2008, where he is currently working toward the Ph.D. degree in electrical engineering.

His current research interests include Schottky-barrier devices, capacitor-less DRAM, bio-sensors and nanowire electronics.



Jin-Woo Han received the B.S. degree from the School of Information and Communication Engineering, Inha University, Incheon, Korea, in 2004, and the M.S. degree from Division of Electrical Engineering, Korea Advanced Institute of Science and Technology (KAIST), Daejeon, Korea, in 2006, where he is currently working toward the Ph.D. degree in the Division of Electrical Engineering.

His research interests include multiple-gate MOSFET, novel device, and nanofabrication technology. His research has also covered areas in silicon devices, from device design to process development, simulation, characterization, and modeling.



Sungho Kim received the B.S. and M.S. degrees from Division of Electrical Engineering, Korea Advanced Institute of Science and Technology (KAIST), Daejeon, Korea, in 2006 and 2008, respectively, where he is currently working toward the Ph.D. degree in the Division of Electrical Engineering.

His current research interest is resistance random access memory (RRAM).



Dong-Il Moon received the B.S. degree from the Department of Electrical Engineering and Computer Science, Kyungbook National University, Daegu, Korea, in 2008. He is currently working toward the M.S. degree in the Division of Electrical Engineering, Korea Advanced Institute of Science and Technology (KAIST), Daejeon, Korea.

His current research interests include silicon photonic device and capacitor-less 1T-DRAM ranging from device design to process development, simulation, and characterization.



Moongyu Jang received the B.S. degree in physics from Kyungpook National University, Daegu, Korea, in 1991 and the M.S. and Ph.D. degrees in physics from the Korea Advanced Institute of Science and Technology (KAIST), Daejeon, Korea, in 1993 and 1997.

In 1997, he joined Hyundai Electronics, Inc. (currently Hynix Semiconductor, Inc.), Icheon-Si, Korea, where he was involved in the process integration of system-on-chip (SoC) devices. From 1997 to 1998, he was involved in the development of 0.35- μm SoC technology. From 1999 to 2001, he was involved in the development of 0.18- μm SoC technology. In 2001, he joined the Electronics and Telecommunications Research Institute (ETRI), Daejeon, Korea, where he is involved in the basic research on nanoscale devices. His research interests include processing and analysis of nanoscale MOSFETs, Schottky-barrier MOSFETs, mesoscopic quantum transport phenomena, and silicon-based thermoelectric devices.



Yang-Kyu Choi received B.S. and M.S. degrees from the Seoul National University, Seoul, Korea, in 1989 and 1991, respectively. He also received Ph.D. degrees from the University of California, Berkeley, in 2001.

He is currently an Associate Professor with the Department of Electrical Engineering, Korea Advanced Institute of Science and Technology (KAIST), Daejeon, Korea. From January 1991 through July 1997, he had worked for Hynix Co., Ltd., Kyungki-Do, Korea, where he developed 4M, 16M, 64M, 256M DRAM, as a Process Integration Engineer. He has authored or coauthored over 100 papers, and holds 7 U.S. patents as well as 99 Korea patents. His research interests are multiple-gate MOSFETs, exploratory devices, novel and unified memory devices, nanofabrication technologies for bio-electronics as well as nanobio-sensors. He has also worked on reliability physics and quantum phenomena for nanoscale CMOS.

He received the Sakrisson Award for the best dissertation in the department of Electrical Engineering and Computer Sciences at Berkeley in 2002. His biographic profile was published in *57th Marquis Who's Who in America*. He was also awarded to "the scientist of the month for July 2006" from the Ministry of Science and Technology in Korea.